Education

  • Ph.D (AI/ML - VLSI & Embedded Systems) – IIIT Bangalore (India) -2023

  • M.Tech (VLSI Systems) – JNTUH (India) - 2014

  • B.E (ECE) – Osmania University (India) - 2012

Work Experience

  • Visiting Fellow – The MARCS Institute (International Centre for Neuromorphic Systems (ICNS)), Western Sydney University, Sydney, AU

  • Senior Researcher and CTO – EdgeRON Technologies Pvt Ltd (incubated at IIITB)

    I have been active in building entire technical portfolio of the company besides engaging with customers and companies for B2B segment- product/market portfolio. I have participated in several CXO level talks along with other co-founders, in my journey so far in customer discovery, fund raising and Venture Capitalists discussions.

  • Post-Doctoral Fellow – Robotic Studio - MINRO – IIIT Bangalore (IN)

    Funder: Karnataka Innovation & Technology Society, Dept. of IT, BT and S&T, Govt. of Karnataka

    Area: Hardware for ML/RL, CNN, FPGA, VLSI and Embedded Systems

    Other: Research Grant Proposal Writing, Leading Team of 5-Researchers, collaborating with Industry/Academia

  • Research Associate (Post-Doctoral) – MINRO – IIIT Bangalore (IN)

    Funder: Karnataka Innovation & Technology Society, Dept. of IT, BT and S&T, Govt. of Karnataka

    Area: Hardware for ML/RL, CNN, FPGA, VLSI and Embedded Systems

    Other: Research Grant Proposal Writing, Leading Team of 5-Researchers, collaborating with Industry/Academia

  • Research Scholar – IIIT Bangalore (IN)

    Funder: Machine Intelligence and Robotics Centre, IIIT Bangalore

    Area: Hardware for ML/RL, FPGA, VLSI and Embedded Systems

  • Research Fellow – University Malaysia Perlis (UniMAP) (MY)

  • Product Manager – IF&S (IN)

  • Technical Manager – Networking & Communications – SMR Industries (IN)

  • Senior Technical Engineer – Avaya Inc – Hyderabad (IN)

  • Research Intern – IIIT Hyderabad (IN)

Subjects Experience at IIITB

  • ESS103 Signals and Systems (Teaching Assistant)

  • VL601 Testing and Design for Testability (Teaching Assistant)

  • Digital Chip Design using Verilog HDL (Karnataka VLSI Program)

    Other Subjects of Interest

  • System on Chip (SoC) design - Field Programmable Gate Arrays

  • Machine Learning – Mathematics and Hardware Architectures

  • Autonomous Control – Reinforcement Learning

  • HDL and High-Level Synthesis

  • Digital Integrated Circuit Design

  • VLSI Digital Signal Processing Systems

  • Computer Architecture

© 2025-2026 Shaik Mohammed Waseem. All rights reserved.